Accurate clock skew budgets are important for microprocessor designers to avoid holdtime failures and to properly allocate resources when optimizing global and local paths.
I. Introduction
Clock skew is a key challenge for high-speed circuit designers because it can degrade performance and cause chip failures. As clock frequency goes up faster than simple process improvement would permit, better clock distribution networks are required to keep skew at a constant fraction of the cycle time. The problem is exacerbated by the growing die size, clock loads, and process variability. Therefore, designers have moved from clock spines and ad-hoc clock routing to H-trees and grids [1] . Even when the systematic skew is completely designed away, environmental and processing variations lead to significant amounts of skew [2] . Assuming worst-case variations of all parameters leads to skew values that are large enough that design becomes impossible. Thus the designer needs a statistical model that captures the multiple independent and correlated sources of skew.
This paper develops such a statistical model for clock skew and applies it to a second generation Itanium TM Processor Family microprocessor currently under design. It then describes a generalized skew budget incorporating both clock and data path delay variations. The model reveals several design insights. One is that considering variations in logic delay is essential to avoid pessimistically overbudgeting global skew. Another is that jitter induced by power supply noise on the clock buffers is the dominant source of clock skew in H-trees. A third is that the number of paths between clocked elements has an important influence on the best clock skew budget for the design phase.
We begin in Section II by defining terms and reviewing the literature describing clock skew budgets in high performance microprocessors. In Section III, we present the modified H-tree clock distribution network for the microprocessor being studied with a fourlevel clock skew hierarchy. We enumerate and quantify in Section IV the major environmental and process variations that lead to skew in both the clock and data paths. Using a
Monte Carlo simulation, we develop clock skew budgets in Section V appropriate for setup and hold constraints at various levels of the skew hierarchy. We also examine the sensitivity of these budgets to the key parameters. Finally, we summarize the major insights provided by the model in Section VI.
II. Background
We begin by reviewing definitions and timing constraints from the Sakallah-MudgeOlukotun timing analysis formulation extended to account for different clock skews between different clock edges and different clock domains [3] , [4] . In some situations the designer is primarily interested in the absolute value of skew, but in other situations, only the difference between skew in different domains. Finally, we survey the sources of clock skew and previous work budgeting skew caused by on-chip variations.
Clock skew is the difference between the nominal and actual interarrival times of a pair of clock edges [5] . We may define a hierarchy of clock domains budgeting skews differently based on the number of shared elements in the clock distribution. For example, we could model clocks sharing a unit-level driver as seeing only "local skew" while other clocks experience "global skew." Clock skew is smaller for the same edge of a pair of clocks than between different edges because of jitter. Figure 1 illustrates the impact of clock skew on setup and hold time constraints. All five clocks are nominally identical but are shown with skew that could cause timing violations. Paths within a clock domain budget local skew but paths crossing clock domains budget global skew. Hold time constraints are subject to fewer sources of skew than setup time constraints. We define system parameters, then list the timing constraints in terms of these parameters in Table 1 .
• Clock cycle time, or period 
FIGURE 1. Examples of Setup and Hold Time Constraints and Clock Domains
Setup time violations can be fixed by increasing the clock period so they are only a matter of performance. If all paths used a single global clock skew number the designer could simply seek to minimize clock period without considering skew. The actual silicon would run slower than predicted on account of the skew but skew would not enter design decisions. On the other hand, if some paths budget global skew while others budget a smaller amount of local skew, it is important to accurately define the difference between the skews so that the designer does not overdesign either the local or global paths. Such overdesign costs area, power, and time to market without improving performance. For example, in Figure 1 , we would ideally optimize the local critical path only until it is slightly longer than the global critical path :
Hold time violations result in nonfunctional silicon so they are much more serious. The cost of overbudgeting skew in hold time checks is extra delay added to short paths. Given the trade-off between nonfunctional silicon and designing in extra delay, most designers conservatively budget skew for hold time constraints.
In summary, the designer is primarily interested in the difference between skews at different levels of the clock domain hierarchy for setup constraints, but the absolute amount of skew for hold constraints. The setup skew budget is subtracted from the time available for logic to propagate from one register to the next. The hold skew budget determines the contamination delay requirement between registers. Analogous constraints exist for systems using latches or domino circuits. Setup time skew budgets may be further refined to describe skew in half-cycle paths, full-cycle paths, and multi-cycle paths, but this paper restricts itself to a single setup time skew budget for each clock domain. Much work has been done in the area of modeling and characterizing clock skew. Figure 2 illustrates published clock skews for a number of high-performance microprocessors [6] [7] [8] [9] [10] [11] [12] [13] [14] as a function of clock period. Notice that the skew budgets have typically been reported as about 4-5% of the clock period. Most of the published clock skew data are incomplete. Many reflect only simulated systematic offsets [11] [12] [13] [14] and do not include PLL jitter or any uncertainties in the clock distribution network.
Typical modern processor clock distribution trees have a delay on the order of 1 ns [15] , [16] . A simple worst-case analysis budgeting 25% delay variation from environmental factors and 15% delay variation from process mismatch would suggest 400 ps of skew from nonsystematic components. The existence of GHz processors proves that this worstcase analysis is pessimistic. IBM and Compaq have reported measured clock skew in the range of 50-70 ps for clock grids [17] , [18] , [19] . These measurements are limited by the challenge of finding the points with greatest skew and measuring jitter. H-trees tend to be more susceptible than clock grids to skew from parameter variations because grids short together the drivers and thus spatially low-pass filter the variations.
Many researchers have tried to model clock skew caused by on-chip parameter variations.
Zarkesh-Ha, Mule, and Meindl developed an analytical model of worst-case skew for an H-tree with no repeaters along the tree [20] . The network lacks internal buffering because it drives a very light clock load and worst-case variations are assumed everywhere. Sauter et al. simulate clock skew for various distribution networks given actual parameter variations measured on a specific test chip [2] . Nassif considered the impact of random channel length and wire width variation on H-tree clock skew [21] [22] . Sylvester, Nakagawa, and Hu apply stochastic modeling to interconnect variations [23] and find a 3-σ skew of 20 ps from Monte-Carlo analysis, an improvement over a skew-corner prediction of 55 ps.
Zanella et al. [24] also describe Monte Carlo analysis, but apply it to a Viterbi Decoder with fewer than 1000 flip-flops and do not describe how their variability analysis is derived from physical parameters. Bowman, Duvall, and Meindl have developed a model of the impact of die-to-die and within-die parameter variations applied to the maximum clock frequency of Pentium microprocessors [25] , but focused on critical path delay rather than clock skew.
To our knowledge, this is the first work to apply statistical models of the major components of clock skew to a high-performance microprocessor and to include the effect of variability in data path delay. As a result, we develop a less pessimistic choice of skew budgets for design.
III. Clock Distribution Network
We consider skew in a modified H-tree clock distribution network. An ideal H-tree is perfectly symmetric and has zero skew from systematic mismatches, though it does experience skew from random mismatches, low-frequency environmental drift, and highfrequency voltage jitter. Unfortunately, an ideal H-tree is difficult to place within floorplanning constraints and is unrealistic because loads are not evenly distributed across the die.
Instead, we examine a modified H-tree where clock buffers are positioned where they reasonably fit in the floorplan. The number of buffers at each fork in the tree depends on the clock load served by the fork. Our analysis is general, but for concreteness we apply it to a large microprocessor currently under development in a 0.18 µm process. The clock tree serves only the 16 x 14 mm chip core. The remainder of the die, comprising L2 cache arrays and bus drivers with greater tolerance to clock skew, is served by an ad hoc clock distribution network offering lower power consumption at the expense of greater skew. The clock distribution network leads to a natural clock domain hierarchy. We can define skews for circuits served by the same gater, the same SLCB, the same repeater, or those sharing only the common primary driver [26] . We will refer to these clock domains as Gater, SLCB, Repeater, and PD, respectively. For example, all the latches in region A are in a Gater domain. Paths from A to B budget skew in the SLCB domain. Paths from A to C must budget PD domain skew. These skew domains are analogous to local and global clock domains in Section II but provide a finer granularity to avoid unnecessarily budgeting excess skew. We separately define skew from rising edge to rising edge for setup time constraints and at a common edge for hold time constraints. In this study we do not consider skew between rising and falling edges impacted by duty-cycle variations.
This study is limited to modified H-trees. Grids can be used to reduce sensitivity to process variations at the expense of additional power [18] , [1] .
IV. Statistical Clock Skew Model
A worst-case clock skew model assuming maximum simultaneous variation of each component of clock skew has little correlation with observed skew and is so pessimistic that design becomes nearly impossible. An improved model takes a statistical approach to sum the independent and correlated random variables that impact skew. We will see that even this model is still overly pessimistic and makes design difficult. For greatest realism we must simultaneously consider the variations in delay through logic paths between clocked elements. Ultimately, we are interested in minimizing the expected clock period which is limited by a combination of variations in the data and clock paths. In this section we examine the primary sources of variation contributing to skew in both the clock and data delays. We then describe a Monte Carlo simulation used to account for these variations simultaneously.
The data presented for the model is based on simulations of a second generation Itani- 
A. Clock Skew Sources
Although the clock distribution network is delay-matched to have zero nominal clock skew up to the clock gaters, variations in processing and environment lead to variations in delays between clocks. Each stage of clock buffer is subject to variation in effective channel length L e , threshold voltage V t , operating temperature T, and supply voltage V DD .
Clock buffers are tied to the chip power supply but are heavily bypassed. The PLL is isolated from the chip supply and further bypassed to reduce jitter. Interconnect delay is subject to variation caused by wire width and thickness variations, dielectric thickness variation, and mismatches between relative wire and gate capacitance used for delay matching.
The variation in delay appears as a fraction of the total delay of each stage, so it is important to minimize the clock buffer delays. The PD and repeaters each have a delay of 150 ps. The SLCB has a delay of 280 ps. Simple gaters have a delay of 180 ps. These delays exclude wire RC flight times. The variations include:
• The power network was designed to see no more than +/-100 mV supply variation.
However, this full variation may be seen from cycle to cycle or between any two points on the die at a given instant. Figure 4 shows the processor voltage distribution from a full-chip voltage simulation during peak switching activity. The deepest pinches correspond to the integer execution unit and the memory I/O pads. Time-dependent power grid collapse is discussed further in Section V.
• Full-chip power simulations in Figure 5 show a variation of 20 C across the core during normal operation. The thermal map shows smooth variations in temperature with a maximum gradient of 10 C between gaters served by a common SLCB. The cache arrays along the periphery run cooler but do not contain clock buffers. This map is consistent with thermal images of other high-performance processors such as the Alpha [6] .
• Intradie L e variations come from two sources: systematic components slowly varying across the die and random components that apparently are spatially uncorrelated. The systematic components are specified in the process description to show a uniform dis-tribution with half-range of 12.5 nm for transistors separated by 4 mm or more. Transistors in a local area see smaller variations. The random components exhibit a Gaussian distribution with a standard deviation of 3.3 nm.
• V t variations display an inverse area dependence [28] . The threshold voltages exhibit intradie variation with a standard deviation of 5% of V t for small NMOS transistors, 4.5% for small PMOS transistors, 1.6% for large NMOS transistors, and 1.3% for large PMOS transistors. Large transistors are defined as those with a width exceeding 12.5 microns. No data was available concerning about spatial correlation of threshold voltages, so we assumed the thresholds to be spatially uncorrelated.
• Oxide thickness variations also impact transistor performance. However, it is difficult to distinguish their effects from threshold or channel length variation. Therefore, delay variations caused by oxide thickness are lumped into the variations from the other two process parameters. show that the PLL may experience 15 ps of cycle-to-cycle jitter. This represents improvements in power supply filtering and process technology compared to some recently published processor PLLs [29] , [30] . Mismatches in the shielded, delay-matched wires are budgeted at up to 2 ps between the PD and repeaters, 3 ps between the repeaters and SLCBs, and 8 ps between the SLCBs and gaters. Wire process variation beyond these mismatches was considered small enough that it was not modeled. In addition, the local clock wire after the gater may contribute up to 20 ps of wire RC and non-uniform gater loads may contribute up to 15 ps of delay variation. These budgets are consistent with the mea-sured data from [17] that indicates buffer delay variations are the dominant source of clock skew. Cycle-to-cycle skew budgets must include jitter from the entire clock distribution network. All skew budgets include variations from mismatched buffer and interconnect delay. For example, paths in the Gater domain only see mismatches in the local wire RC delay after the gater. Paths in the PD domain see mismatches in repeater, SLCB, gater, and local wire delays. Primary driver random process variations and drift impact all paths equally and therefore do not contribute to skew budgets. Table 3 summarizes the magnitude of each skew source in picoseconds. Most variations are specified as the half-range X of a uniform distribution (+/-X). Threshold voltage variations are specified as a standard deviation σ of a normally distributed random variable.
The channel length variation between two nearby gates is approximately half the variation seen across the die.
TABLE 3. Magnitude of Skew Sources (in ps)
a. L e variations are spatially correlated. Therefore, we budget less skew from gater channel length variations between two gaters that share the same SLCB and must be nearby than from gaters using different SLCBs. A conservative global setup skew budget assuming worst-case / 3-sigma variations of each parameter sums to 508 ps, about 40% of the cycle time. Clearly, we cannot design to such a conservative budget.
Component

Half-Range Sigma
B. Data Skew Sources
Data paths are usually designed assuming worst-case environmental conditions but typical processing. Designers optimize paths until they meet a frequency target under these assumptions. As a result, a chip nominally has many paths forming a "wall" just above the target frequency. However, the data delays are subject to variations just like clock delays.
This results in data skew and a distribution of path delays around the frequency target.
Not all data paths are designed to be exactly at the frequency target; some are close but have positive margin. Intra-die process variation results in path delay variations. Not all paths encounter worst-case environment. Tool and model inaccuracies result in further data skew.
We modeled data skew as the sum of three components: a uniformly distributed delay reflecting positive margin from design and better than worst-case environment, a uniform delay from L e variations impacting all the gates in the path, and a normally distributed delay from V t variations.
Based on preliminary timing analysis results, we considered nearly-critical max-delay paths to be uniformly distributed with 0 to 50 ps of slack from the 1300 ps target cycle 
C. Monte Carlo Simulation
Simple RSS sums of the skew sources are not adequate to predict clock skew because many of the sources are not Gaussian. Moreover, the clock skew sources are only significant for paths which are nearly critical, and this set of paths depends on the distribution of data delays. Therefore, a Monte Carlo simulation is used to determine skew budgets. Using worst-case temperature drift is pessimistic because the die temperature is spatially dependent. However, the temperature variations are small enough that this pessimism is insignificant. Using worst-case voltage jitter is a more serious limitation of the model; this is addressed in Section V part C.
The Monte Carlo simulation slightly simplifies the actual clock distribution network, assuming a single PD drives five repeaters, each of which drive six SLCBs, each of which drive ten gaters. For setup budgets it assumes there are 500 nearly critical paths sharing only the primary driver, 100 sharing each repeater, 1000 sharing each SLCB, and 10 sharing each gater. These numbers are estimated from preliminary static timing analysis reports. For hold budgets it assumes the same number of paths are short and require mindelay padding. These path counts were estimated from the chip timing database which enumerates all of the paths of concern late in the design phase. The database showed that the largest number of nearly critical paths are within individual functional units and thus share a common SLCB.
For setup constraints, we are interested in the median skew budgets over the N chips because we bin parts and set frequency targets for typical processing and typical skew. For hold constraints, we select the 95th percentile skew budget so that the yield loss to mindelay failures is low. We found N=400 was a sufficiently large number of simulations to
give errors of less than 1% while consuming only a few minutes of CPU time.
V. Results
This 
A. Skew Budget without Data Delay Variations
Clock skew was first determined considering only variations in the clock paths, not the data path. This is the conventional method of budgeting clock skew. Table 4 lists the clock skews determined by the Monte Carlo simulation. As expected, the skew increases at higher levels of the hierarchy. The skew in the setup paths is dominated by 213 ps of cycle-to-cycle jitter that impacts even the most local paths. Clearly, this jitter caused by voltage noise in the clock buffers and PLL is the dominant source of skew. Table 5 lists the clock skews neglecting jitter. It shows the potential benefits of reducing voltage noise. The setup skew budgets are uniformly improved by the 213 ps of cycle-tocycle jitter. Local (gater) hold skew budgets had no jitter, so do not improve. The hold skew budgets are improved for the more global paths that were subject to jitter between different clock buffers. In all cases, the hold skew is larger than the setup skew because a the budget is selected at the 95th percentile of chips rather than the median.
B. Skew Budget with Data Delay Variations
Skew budgets were then determined considering variations in both the clock and data paths. It is unlikely that the longest path on the chip exists between the two clocks with the worst skew. Given random data path delay variations, it is also unlikely that the worst case path is global because there are far more local paths. We determine a generalized skew budget that describes the impact of both clock and data delay variations. Table 6 lists the clock skews determined by the Monte Carlo simulation accounting for variations in the data delay as well as the clock delay. The variability in data path delay is significant for setup time calculations and on the median chip adds 75 ps to the longest data path delay. This leads to the greatest increase in skew budgets for paths sharing a common gater which saw little clock delay variation. Similarly, it raises the setup skew budget for paths in the SLCB domain to almost match the repeater domain because there Table 4 .
This factor of two change is important because the designer is primarily interested in the difference between global and local skew budgets. The change is attributed to the fact that there are more paths involving gaters. A similar change is seen with hold time paths, but is smaller in magnitude because the short paths see less data delay variation. Table 7 lists the clock skews neglecting jitter. Even with the addition of random skew from data delay variations, a comparison between Table 6 and Table 7 shows that jitter accounts for 66% of the setup skew budget for circuits sharing only the PD and 75% for circuits sharing a gater.
This data leads to an interesting conclusion about the importance of clock skew and active clock deskew networks [26] . Imagine that all critical paths are designed to meet some target cycle time T c without considering skew or data delay variations. Assume jitter is zero; it is not affected by active deskew. A straightforward calculation of clock skew given in Table 5 would suggest the PD setup skew is 99 ps, so the clock period would be limited to T c +99 ps. Therefore, one might suppose an active deskew system could improve the period by 99 ps. According to Table 7 , the expected clock period would be limited to T c +109 ps on account of PD setup skew when data delay variations are also considered.
Now suppose the systematic and random clock skew and drift were driven to zero through some ideal active deskew network. The clock period would still be limited to T c +75 ps on 
C. Jitter Reduction
The cycle-to-cycle jitter in the skew budgets is 213 ps because we assume that power supply noise of up to the +/-100 mV design target may occur between any two clock buffers.
However, power supply noise exhibits both spatial and temporal locality, so such worstcase variations are unlikely to impact all clocks. Moreover, the chip tends to be most quiet just before the clock edge when the SLCBs and gaters are firing. A full-chip power grid simulation provides data to make better jitter estimates.
The full-chip power grid simulation includes models of static and dynamic logic with appropriate power densities, the chip and package power distribution networks, and the chip and package bypass capacitance. The simulation includes a 20 A step load applied to the core of the chip. Power and ground waveforms are extracted at the locations of the clock buffers and provided to a clock network simulation that determines the cycle-tocycle and buffer-to-buffer jitter. The power grid simulation shows both spatial and temporal correlations in the supply noise. In particular, the cycle-to-cycle supply voltage variation at a particular clock buffer is generally less than the cycle-to-cycle variation between two buffers. We see the setup skew numbers in Table 8 represent an 80-130 ps improvement over those of Table 6 . Gater skew domains reduce jitter from the 213 ps budget to only 64 ps because the power supply noise impacting the clock buffers is correlated from cycle to cycle. PD skew domains see less jitter improvement because the clock buffers scattered across the chip see less correlation. Hold skew also benefits, but less so because jitter was a smaller portion of the hold skew budgets.
These jitter numbers may be optimistic because it is unlikely the simulation captured the worst possible supply noise. This would be a fruitful area for further research.
D. Sensitivity Analysis
The skew budgets are based on estimates of the number of paths with low slack and the variability seen in the data delay. This section describes the sensitivity of clock skew in each level of the skew hierarchy to the estimates. In each figure, the X axis represents the clock domain and the Z axis represents the change in skew, measured in picoseconds. Figure 6 shows the sensitivity to the number of short and long paths. The bars indicate the increase in skew from systems with half the estimated number of paths to those with twice the estimated number of paths. shows the greatest sensitivity, varying by 17 ps with changes in the assumed number of nearly critical paths. In general, the sensitivity is relatively low. This is important to the designer because the actual number of nearly critical paths is unknown until very late in the design cycle. In all cases, the mean and median skew budgets from the Monte Carlo simulation are equal to within the accuracy of the simulation. The standard deviation of worst-case skew 
VI. Conclusion
This paper has presented a set of setup and hold skew budgets in a four-level clock domain hierarchy for a microprocessor presently under design. For setup constraints, the designer is primarily concerned about the difference between skews at different levels of the hierarchy, determining how much more margin must be provided for global paths than for local paths. Poor skew budgets result in overdesign of either local or global paths. For hold time constraints, the designer is concerned about the absolute skew seen by the path. Inadequate skew budgets result in nonfunctional silicon.
The budgets were derived from a Monte Carlo simulation of the major skew sources. Such a statistical approach is important to avoid gross pessimism of summing worst-case clock skew components. Simulation was necessary to model the different number of paths between elements seeing different amounts of skew and because many components of skew exhibit a uniform rather than normal distribution.
The simulations show that jitter caused by voltage noise in the clock distribution buffers is the largest source of skew in H-trees and must be controlled as well as possible. They also
show that modeling variations in data delay as well as clock network delay is important in generating realistic skew budgets. Considering such variations reduces the difference between global and local skew by a factor of two. Variations in data delay also reduce the potential cycle time benefits of active deskew circuits because the paths experiencing the greatest clock skew are unlikely to be the ones with the longest data delay.
